Cadence Design Systems, Inc.

NASDAQ Global Select
Back to all articles
Bullish +75

Cadence launches agentic AI solution to boost design, validation of complex chips

AI-generated analysis

🚀 Cadence launched the "ChipStack AI Super Agent," an autonomous virtual agentic AI design solution with Level-5 autonomy.

💻 The solution is built on Cadence's AI-driven electronic design automation (EDA) portfolio integrated with Nvidia Nemotron models.

🔒 Security for the platform is provided by the Nvidia OpenShell runtime to ensure governed environments.

⏱️ Each engineer will use ChipStack agents to run hundreds of dynamic simulations using Cadence Xcelium Logic Simulation and Jasper Formal Verification.

📉 This approach delivers over 40x faster RTL validation cycles, reducing a typical five-week verification loop to less than a day.

🤝 Nvidia engineers are currently using billions of compute hours per year to run millions of tests to verify their designs.

💬 Paul Cunningham, SVP at Cadence, stated that customers use AI to let expert engineers take on more ambitious silicon designs with greater speed and confidence.

🔄 Cadence is moving from AI that assists engineers to autonomous virtual engineers that can implement real design and verification work.

✅ The solution supports signoff accuracies and secure, governed environments for advanced semiconductor development.

🤖 Timothy Costa, VP at Nvidia, emphasized bringing governed autonomy to chip design workflows with the ChipStack AI Super Agent.

Bullish Signals
  • Cadence launched the 'ChipStack AI Super Agent', an autonomous virtual agentic AI design solution with Level-5 autonomy to speed up timelines for designing and validating complex chips.
  • The solution delivers over 40x faster RTL validation cycles, reducing a typical five-week verification loop to less than a day, dramatically accelerating the validation of complex semiconductor designs.
  • Cadence's ChipStack agents enable engineers to run hundreds of dynamic simulations with Cadence Xcelium Logic Simulation and Jasper Formal Verification, supported by signoff accuracies and secure, governed environments.
  • The solution is built on Cadence's AI-driven electronic design automation (EDA) portfolio powered by Nvidia Nemotron models and secured by Nvidia OpenShell runtime, bringing governed autonomy to chip design workflows.
  • Cadence and Nvidia highlighted that thousands of Nvidia engineers use 'billions of compute hours per year to run millions of tests to verify their designs', demonstrating the scale and capability of the underlying infrastructure.
  • Senior Vice President Paul Cunningham stated that customers are using AI to let expert engineers take on more ambitious silicon designs with greater speed and confidence, indicating strong market demand for advanced capabilities.
  • Timothy Costa from Nvidia emphasized that securing Cadence's ChipStack AI Super Agent gives customers a faster, more secure path to develop and validate advanced semiconductors, addressing key industry needs for security and performance.
Risk Factors
  • The article focuses entirely on positive developments, including a new product launch, efficiency gains (40x faster validation), and strategic partnerships with Nvidia.
  • No negative aspects, risks, or concerning elements are explicitly stated in the provided text.
Full Analysis
Cadence Design Systems has launched a new autonomous AI solution called "ChipStack AI Super Agent" to accelerate the design and validation of complex semiconductor chips. This solution is built on Cadence's electronic design automation (EDA) portfolio, powered by Nvidia Nemotron models, and secured by the Nvidia OpenShell runtime. The system features Level-5 autonomy, allowing it to function as a virtual engineer capable of implementing real design and verification work rather than just assisting human engineers. According to a joint statement from Cadence and Nvidia, the ChipStack agents enable engineers to run hundreds of dynamic simulations using Cadence Xcelium Logic Simulation and Jasper Formal Verification tools. This capability is expected to deliver over 40x faster RTL validation cycles, reducing a typical five-week verification loop to less than a day. The companies noted that thousands of Nvidia engineers currently utilize billions of compute hours annually for design verification, and this new agent aims to further enhance speed and confidence in silicon design workflows. Cadence's senior vice president Paul Cunningham stated that the move allows expert engineers to take on more ambitious designs with greater efficiency. Meanwhile, Nvidia's Timothy Costa emphasized that securing the agent with OpenShell provides a governed autonomy path for developing advanced semiconductors. The launch represents a significant shift toward autonomous virtual agents in chip design, supported by high signoff accuracies and secure environments.